diary.rozsnyo.com
Last day
Timeline
Groups of interest
Authors
About
Synchronization signal generator
My first Verilog module is a programmable synchronization signal generator
Date:
August
7
,
2006
Author:
Daniel Rozsnyó
Group:
Hardware
Files:
syncgen.v
3.0 KB
syncgen_test.v
1.7 KB
runall.sh
281 B
syncgen_scheme.png
1024 × 768, 30.0 KB
syncgen_output.png
1049 × 418, 34.5 KB
syncgen.tar.bz2
2.7 KB